MCSoC: A PLATFORM FOR CLOCK MANAGED SYSTEMS ON A CHIP
نویسندگان
چکیده
This paper describes the design and implementation of the Managed Clock System-on-a-Chip (MCSoC) project. MCSoC employs novel software Programmable Clock Management (PCM) circuits, including new hazard-free clock dividers and clock management optimized PLLs. Low jitter operation of the PCM is ensured by the range shifting PLL design that achieves wide bandwidth with low VCO gain.
منابع مشابه
PNoC - Design and Preliminary Evaluation of a Parameterizable NoC for MCSoC Generation and Design Space Exploration
Current Multicore Systems-On-Chip (MCSoC) execute applications that need highly parallel processing. Networks-On-Chip (NoC) largely alleviate the limitations of bus-based solutions. NoCs can have regular or ad hoc topologies, and functional validation is essential to estimate their correctness and performance. In this paper, we present a flexible emulation environment implemented on an FPGA tha...
متن کاملEnergy Analysis and Evaluation of WK-Recursive On-chip Interconnect
With the increasing complexity of Multi-Core System-on-Chip (MCSoC) and its communications requirement, Network-on-Chip (NoC) has emerged as a solution of nonscalable shared bus schemes currently used in MCSoC implementation. Recently, a new NoC structure based on WKrecursive network was analyzed and compared to 2D Mesh structure based on several performance metrics such as packet losses, throu...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملA Survey: Software-Managed On-Chip Memories
Processors are unable to achieve significant gains in speed using the conventional methods. For example increasing the clock rate increases the average access time to on-chip caches which in turn lowers the average number of instructions per cycle of the processor. On-chip memory system will be the major bottleneck in future processors. Software-managed on-chip memories (SMCs) are on-chip cache...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کامل